去询价
加入成功!

产品中心

专业从事电子元器件代理、贸易及相关集成电路研发服务的高新科技公司
选择品牌

HD74LS190

产品:逻辑器件
在线阅读:HD74LS190.pdf

      HD74LS190


      Synchronous Up/Down Decade Counters (single clock line)

产品详情

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down / up input. When low, the counter counts up and when high, it counts down. Level changes at the down / up input should be made only when the clock input is high. This counter is fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. The clock, down / up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words. Two outputs have been made available to perform the cascading function: ripple clock and maximum / minimum count.The latter output produces a high-level output pulse with a duration approximately equal to one complete cycles to the
clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow conditions exists.
The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum / minimum count output can be used to accomplish look-ahead for high-speed operation.

 

Ordering Information

 

 

 

Part Name

 

Package Type

Package Code

(Previous Code)

Package

Abbreviation

Taping Abbreviation

(Quantity)

 

HD74LS190P

 

DILP-16 pin

PRDP0016AE-B

(DP-16FV)

 

P

 

 

HD74LS190FPEL

 

SOP-16 pin (JEITA)

PRSP0016DH-B

(FP-16DAV)

 

FP

 

EL (2,000 pcs/reel)

 

 

Pin Arrangement

 

 

 

Absolute Maximum Ratings

 

Item

Symbol

Ratings

Unit

Supply voltage

VCC

7

V

Input voltage

VIN

7

V

Power dissipation

PT

400

mW

Storage temperature

Tstg

–65 to +150

°C

相关产品

HD74LS192
HD74LS193
HD74LS160A
HD74LS155
晶贝电子logo

去选择您需求的产品加入询盘篮,在线提交。我们会尽快回复您的需求。

产品中心库存查询
手移动设备扫一扫访问 移动设备扫一扫访问