

R7F0C901B2, R7F0C902B2

RENESAS MCU

True Low Power Platform (as low as 66 μ A/MHz), 1.6 V to 5.5 V operation, 48 to 64 Kbyte Flash, 41 DMIPS at 32 MHz, for General Purpose Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μ A, (LVD enabled): 0.31 μ A
- Snooze: 0.70 mA (UART), 1.20 mA (ADC)
- Operating: 66 µA/MHz

16-bit RL78 CPU Core

- Delivers 41 DMIPS at maximum operating frequency of 32 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Main Flash Memory

- Density: 48 KB to 64 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory

- Data Flash with background operation
- Data flash size: 4 KB
- Erase Cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 4 KB size
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 32 MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-20 °C to 85 °C)
- Pre-configured settings: 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz

Reset and Supply Management

- Power-on reset (POR) generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

Multiple Communication Interfaces

- Up to 3 x simplified I²C
- Up to 3 x CSI/SPI (7-, 8-bit)
- Up to 3 x UART (7-, 8-, 9-bit)

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Interval Timer: 12-bit, 1 channel
 - 15 kHz watchdog timer : 1 channel (window function)

Rich Analog

- ADC: Up to 8 channels, 10-bit resolution, 2.1 μ s conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock stop/ frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support
- Different potential interface support: Can connect to a 1.8/2.5/3 V device

Operating Ambient Temperature

• Standard: -40 °C to +85 °C

Package Type and Pin Count

32-pin HWQFN (5 x 5 mm, 0.5 mm pitch)



R01DS0236EJ0100

Rev.1.00

Jun 24, 2014

O ROM, RAM capacities

			R7F0C901B2, R7F0C902B2	
Flash ROM Data flash		RAM	32 pins	
64 KB	4 KB	4 KB 4 KB ^{Note} R7F0C902B2		
48 KB	4 KB	4 KB ^{Note}	R7F0C901B2	

Notes This is about 3 KB when the self-programming function and data flash function are used. (For details, see CHAPTER 3 in the RL78/G13 User's Manual Hardware)

1.2 List of Part Numbers





Table 1-1. List of Ordering Part Numbers

Pin count	Package	Flash ROM	RAM	Packaging specification and environmental compliance	Ordering part number
32 pins	32-pin plastic HWQFN (5 x 5 mm, 0.5mm pitch)	64 KB 48 KB	4 KB	Tray and lead-free (pure Sn) Embossed tape and lead-free (pure Sn) Tray and lead-free (pure Sn) Embossed tape and lead-free (pure Sn)	R7F0C902B2DNP-C#AA0 R7F0C902B2DNP-C#HA0 R7F0C901B2DNP-C#AA0 R7F0C901B2DNP-C#HA0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of R7F0C901B2, R7F0C902B2

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

- 1.3 Pin Configuration (Top View)
- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu\mathrm{F}).$

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual Hardware.
- 3. It is recommended to connect an exposed die pad to $V_{\mbox{\scriptsize ss}}.$

1.4 Pin Identification

ANI0 to ANI3		REGC:	Regulator capacitance
ANI16 to ANI19:	Analog input	RESET:	Reset
AVREFM:	A/D converter reference	RxD0 to RxD2:	Receive data
	potential (- side) input	SCK00, SCK11, SCK20,	Serial clock input/output
AVREFP:	A/D converter reference	SCL00, SCL11, SCL20,:	Serial clock output
	potential (+ side) input	SDA00, SDA11, SDA20:	Serial data input/output
EXCLK:	External clock input (Main	SI00, SI11, SI20:	Serial data input
	system clock)	SO00, SO11, SO20:	Serial data output
INTP0 to INTP5:	Interrupt request from	TI00 to TI07:	Timer input
	peripheral	TO00 to TO07:	Timer output
P00, P01:	Port 0	TOOL0:	Data input/output for tool
P10 to P17:	Port 1	TOOLRxD, TOOLTxD:	Data input/output for external device
P20 to P23:	Port 2	TxD0 to TxD2:	Transmit data
P30, P31:	Port 3	VDD:	Power supply
P40:	Port 4	Vss:	Ground
P50, P51:	Port 5	X1, X2:	Crystal oscillator (main system clock)
P60 to P62:	Port 6		
P70:	Port 7		
P120 to P122:	Port 12		
P137:	Port 13		
P147:	Port 14		
PCLBUZ0, PCLBUZ1	: Programmable clock		
	output/buzzer output		

1.5 Block Diagram



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual Hardware.

1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

Item		32-pin				
		R7F0C901B2	R7F0C902B2			
Code flash me	emory (KB)	48	64			
Data flash memory (KB)		4				
RAM (KB)		4. ^{Note1}				
Address space		1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main syste 1 to 20 MHz: V_{DD} = 2.7 to 5.5 V, 1 to 8 MHz: V_{DD} =				
	High-speed on-chip oscillator	IS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), IS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), S (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), V (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)				
Subsystem cl	ock	_				
Low-speed or	n-chip oscillator	15 kHz (TYP.)				
General-purpo	ose registers	(8-bit register \times 8) \times 4 banks				
Minimum instr	ruction execution time	0.03125 μ s (High-speed on-chip oscillator: fiH = 32	MHz operation)			
		0.05 µs (High-speed system clock: f _{MX} = 20 MHz operation)				
Instruction set	t	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, res 				
I/O port	Total	28				
	CMOS I/O	22 (N-ch O.D. I/O [V _{DD} w	rithstand voltage]: 9)			
	CMOS input	3				
	CMOS output					
	N-ch O.D. I/O (withstand voltage: 6 V)	3				
Timer	16-bit timer	8 chanr	nels			
	Watchdog timer	1 chan	nel			
	Real-time clock (RTC)	-				
	12-bit interval timer (IT)	1 chan	nel			
	Timer output	4 channels (PWM outputs: 3 ^{Note 2}), 8 channels (PWM outputs: 7 ^{Note 2})				
	RTC output					

Notes 1. This is about 3 KB when the self-programming function and data flash function are used. (For details, see CHAPTER 3 in the RL78/G13 User's Manual Hardware)

 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual Hardware)

3. When setting to PIOR0 = 1

Ite	m	32-pin			
		R7F0C901B2	R7F0C902B2		
Clock output/buzzer output		2	2		
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz (Main system clock: f_{MAIN} = 20 MHz operation) 	, 5 MHz, 10 MHz		
8/10-bit resolution	A/D converter	8 channels			
Serial interface		 CSI: 1 channel/simplified l²C: 1 channel/UART: 1 c CSI: 1 channel/simplified l²C: 1 channel/UART: 1 c CSI: 1 channel/simplified l²C: 1 channel/UART: 1 c 	channel		
	I ² C bus	_			
Multiplier and divider/multiply- accumulator		 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 			
DMA controller		_			
Vectored interrupt	Internal	23			
sources	External	6			
Key interrupt		_			
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note} Internal reset by RAM parity error Internal reset by illegal-memory access 			
Power-on-reset cir	cuit	Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.)			
Voltage detector		• Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages)			
On-chip debug fun	ction	Provided			
Power supply volta	ige	V _{DD} = 1.6 to 5.5 V			
Operating ambient	temperature	$T_A = -40$ to $+85^{\circ}C$ (2D: Consumer applications)			

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2. PIN FUNCTIONS

Refer to 32-pin of CHAPTER 2 PIN FUNCTIONS in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have IICA0 related pins.

3. CPU ARCHITECTURE

Refer to 48 KB and 64 KB code flash memories of CHAPTER 3 CPU ARCHITECTURE in the RL78/G13 User's

Manual Hardware.



figure 3-1 Memory Map(R7F0C901)

- Notes1. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory. Also, use of the area FEF00H to FF309H is prohibited, because this area is used for each library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH. When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 25.7 Security Setting in the RL78/G13 User's Manual Hardware).
- Caution : While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 22.3.3 RAM parity error detection function in the RL78/G13 User's Manual Hardware.



figure 3-2 Memory Map(R7F0C902)

- Notes1. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory. Also, use of the area FEF00H to FF309H is prohibited, because this area is used for each library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH. When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4Hto 010CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 25.7 Security Setting in the RL78/G13 User's Manual Hardware).
- Caution : While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 22.3.3 RAM parity error detection function in the RL78/G13 User's Manual Hardware.

4. PORT FUNCTIONS

Refer to 32-pin of CHAPTER 4 PORT FUNCTIONS in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have IICA0 related pins.

5. CLOCK GENERATOR

Refer to 32-pin of CHAPTER 5 CLOCK GENERATOR in the RL78/G13 User's Manual Hardware.

However, bit 4 is deleted and bit 7 (RTCEN) is changed to TMKAEN in PER0 register of R7F0C901B2, R7F0C902B2.

6. TIMER ARRAY UNIT

Refer to 32-pin of CHAPTER 6 TIMER ARRAY UNIT in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have ISC register.

7. 12-BIT INTERVAL TIMER

Refer to CHAPTER 8 12-BIT INTERVAL TIMER in the RL78/G13 User's Manual Hardware.

8. CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

Refer to CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER in the RL78/G13 User's Manual Hardware.

9. WATCHDOG TIMER

Refer to CHAPTER 10 WATCHDOG TIMER in the RL78/G13 User's Manual Hardware.

10. A/D CONVERTER

Refer to CHAPTER 11 A/D CONVERTER in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have temperature sensor and INTRTC, and hardware trigger can not be selected in ADM1 register.

11. SERIAL ARRAY UNIT

Refer to 32-pin of CHAPTER 12 SERIAL ARRAY UNIT in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have LIN function and ISC register.

12. MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR

Refer to CHAPTER 14 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR in the RL78/G13 User's

Manual Hardware

13. INTERRUPT FUNCTIONS

Refer to 32-pin of 16 INTERRUPT FUNCTIONS in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have DMA, IICA0 and RTC related interrupt sources.

14. STANDBY FUNCTION

Refer to CHAPTER 18 STANDBY FUNCTION in the RL78/G13 User's Manual Hardware.

However, R7F0C901B2, R7F0C902B2 does not have DMA, IICA0 and RTC related items.

15. RESET FUNCTION

Refer to CHAPTER 19 RESET FUNCTION in the RL78/G13 User's Manual Hardware.

16. POWER-ON-RESET CIRCUIT

Refer to CHAPTER 20 POWER-ON-RESET CIRCUIT in the RL78/G13 User's Manual Hardware.

17. VOLTAGE DETECTOR

Refer to CHAPTER 21 VOLTAGE DETECTOR in the RL78/G13 User's Manual Hardware.

18. SAFETY FUNCTIONS

Refer to CHAPTER 22 SAFETY FUNCTIONS in the RL78/G13 User's Manual Hardware.

19. REGULATOR

Refer to CHAPTER 23 REGULATOR in the RL78/G13 User's Manual Hardware.

20. OPTION BYTE

Refer to CHAPTER 24 OPTION BYTE in the RL78/G13 User's Manual Hardware.

21. FLASH MEMORY

Refer to 32-pin of CHAPTER 25 FLASH MEMORY in the RL78/G13 User's Manual Hardware.

Field name	Description	Number of transmit data	Data (hexadecimal)
Device code	RL78 protocol A	3 bytes	10
			00
			06
Device name	R7F0C901	10 bytes	52 = "R"
			37 = "7"
			46= "F"
			30 = "0"
			43= "C"
			39 = "9"
			30 = "0"
			31 = "1"
			20 = " "
			20 = " "
Code flash memory	Code flash memory area	3 bytes	FF
area last address	00000H to 0BFFFH (48 KB)		BF
			00
Data flash memory	Data flash memory area	3 bytes	FF
area last address	F1000H to F1FFFH (4 KB)		1F
			0F
Firmware version	Ver. 1.23	3 bytes	01
			02
			03

Table 21-1. Example of Signature Data

22. ON-CHIP DEBUG FUNCTION

Refer to CHAPTER 26 ON-CHIP DEBUG FUNCTION in the RL78/G13 User's Manual Hardware.

23. BCD CORRECTION CIRCUIT

Refer to CHAPTER 27 BCD CORRECTION CIRCUIT in the RL78/G13 User's Manual Hardware.

24. INSTRUCTION SET

Refer to CHAPTER 28 INSTRUCTION SET in the RL78/G13 User's Manual Hardware.

25. ELECTRICAL SPECIFICATIONS (TA = -40 to $+85^{\circ}$ C)

Cautions The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

25.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		–0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage VII		P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	VI2	P60 to P62 (N-ch open-drain)	–0.3 to +6.5	
	Vı3	P20 to P23, P121, P122, P137, EXCLK, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	Vo1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	-0.3 to V_{DD} +0.3 $^{\text{Note 2}}$	V
V ₀₂		P20 to P23	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Analog input voltage VAI1		ANI16 to ANI19	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 ^{Notes 2, 3}	V
	Vai2	ANI0 to ANI3	-0.3 to V_DD +0.3 and -0.3 to AV_REF(+) +0.3 Notes2,3	V

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$ (1/2)

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іоні	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	-40	mA
		Total of all pins	P00, P01, P40, P120	-70	mA
		–170 mA	P10 to P17, P30, P31, P50, P51, P70, P147	-100	mA
	Іон2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Т	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	40	mA
		Total of all pins 170 mA	P00, P01, P40, P120	70	mA
			P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147	100	mA
	IOL2	Per pin	P20 to P23	1	mA
		Total of all pins		4	mA
Operating ambient	TA	In normal operati	on mode	-40 to +85	°C
temperature		In flash memory	In flash memory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (TA = 25°C) (2/2)

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

25.2 Oscillator Characteristics

25.2.1 X1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{\text{DD}} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{\text{DD}} < 1.8~V$	1.0		4.0	MHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G13 User's Manual Hardware.

25.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.0		+5.0	%
		–40 to –20 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

^{2.} This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.
25.3 DC Characteristics

25.3.1 Pin characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}) (1/5)$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0 Note 2	mA
		Total of P00, P01, P40, P120	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-28.0	mA
		(When duty $\leq 70\%$ ^{Note 3})	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			-2.5	mA
		P70, P147 (When duty ≤ 70% ^{Note 3})	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-80.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-19.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			-5.0	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-108.0	mA
	Іон2	Per pin for P20 to P23	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.4	mA

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and $I_{OH} = -10.0 \text{ mA}$

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P10 to P15, P17 and P50 do not output high level in N-ch open-drain mode.

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	Iol1	Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147				20.0 ^{Note 2}	mA
		Per pin for P60 to P62				15.0 Note 2	mA
		Total of P00, P01, P40, P120	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			56.0	mA
		(When duty $\leq 70\%^{\text{Note 3}}$)	$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
		Total of P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147	$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			4.5	mA
			$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
		(When duty ≤ 70% ^{Note 3})	$1.8~V \leq V_{\text{DD}} < 2.7~V$			20.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			10.0	mA
	Total of all pins (When duty $\leq 70\%$ ^{Note 3})				136.0	mA	
	IOL2	Per pin for P20 to P23				0.4 Note 2	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			1.6	mA

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ (2/5)

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
 - 2. However, do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and I_{OL} = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Normal input buffer	0.8Vdd		Vdd	V
	VIH2	P01, P10, P11, P13 to P17	TTL input buffer $4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.2		Vdd	V
			TTL input buffer $3.3~V \leq V_{\text{DD}} < 4.0~V$	2.0		Vdd	V
	VIH3 P20 to P23 VIH4 P60 to P62		TTL input buffer 1.6 V \leq VDD $<$ 3.3 V	1.5		Vdd	V
	V _{IH4} P60 to P62			0.7V _{DD}		VDD	V
	VIH4	P60 to P62		0.7V _{DD}		6.0	V
VIH5 P1		P121, P122, P137, EXCLK, RESET	2121, P122, P137, EXCLK, RESET				
Input voltage, low	ut voltage, VIL1 P00, P01, P10 to P17, P30, P31,		Normal input buffer	0		0.2Vdd	V
	VIL2	P01, P10, P11, P13 to P17	TTL input buffer 4.0 V \leq VDD \leq 5.5 V	0		0.8	V
			TTL input buffer 3.3 V \leq VDD< 4.0 V	0		0.5	V
			TTL input buffer 1.6 V \leq VDD $<$ 3.3 V	0		0.32	V
	VIL3	P20 to P23		0		0.3V _{DD}	V
-	VIL4	P60 to P62		0		0.3V _{DD}	V
	VIL5	P121, P122, P137, EXCLK, RESET		0		0.2VDD	V

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}) (3/5)$

Caution The maximum value of VIH of P00, P10 to P15, P17 and P50 is VDD, even in the N-ch open-drain mode.

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -10.0 \ \text{mA} \end{array}$	V _{DD} - 1.5			V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ mA \end{array} \end{array} \label{eq:VDD}$	$V_{\text{DD}}-0.7$			V
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -2.0 \ \text{mA} \end{array}$	$V_{\text{DD}} - 0.6$			V
			$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ \text{mA} \end{array}$	$V_{\text{DD}} - 0.5$			V
			1.6 V \leq Vdd < 5.5 V, Іон1 = -1.0 mA	$V_{\text{DD}}-0.5$			V
	Vон2	P20 to P23	1.6 V \leq V _{DD} \leq 5.5 V, Іон2 = -100 μ А	$V_{\text{DD}} - 0.5$			V
Output voltage, low	Vol1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array} \label{eq:DD}$			1.3	V
		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \label{eq:DD}$			0.7	V	
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.6	V
			$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array}$			0.4	V
			$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 0.6 \ mA \end{array}$			0.4	V
			$\label{eq:VDD} \begin{array}{l} 1.6 \ V \leq V_{\text{DD}} < 5.5 \ V, \\ I_{\text{OL1}} = 0.3 \ mA \end{array}$			0.4	V
	Vol2	P20 to P23	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60 to P62	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ \\ I_{\text{OL3}} = 15.0 \ mA \end{array} \end{array} \label{eq:VDD}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \label{eq:DD}$			0.4	V
			$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq V_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ \\ I_{\mbox{DL3}} = 3.0 \mbox{ mA} \end{array}$			0.4	V
			$1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V,$ Iol3 = 2.0 mA			0.4	V
			$1.6 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V},$ $\text{Iol3} = 1.0 \text{ mA}$			0.4	V

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}) (4/5)$

Caution P00, P10 to P15, P17 and P50 do not output high level in N-ch open-drain mode.

Items	Symbol	Condition	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	Vi = Vdd				1	μA
	ILIH2	P20 to P23, P137, RESET	$V_{\text{I}} = V_{\text{DD}}$				1	μA
	Іцнз	X1, X2, EXCLK	Vi = Vdd	In input port or external clock input			1	μA
			In resonator connection				10	μA
Input leakage current, low	ILIL1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	240, P50, P51, P60 to				-1	μA
	ILIL2	P20 to P23, P137, RESET	$V_{\text{I}} = V_{\text{SS}}$				-1	μA
	Ilili	X1, X2, EXCLK	VI = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up resistance	Ru	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Vı = Vss, lı	n input port	10	20	100	kΩ

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}) (5/5)$

25.3.2 Supply current characteristics

Parameter	Symbol			MIN.	TYP.	MAX.	Unit			
Supply	IDD1	Operating	HS (high-	$f_{IH} = 32 \text{ MHz}^{Note 3}$	Basic	$V_{DD} = 5.0 V$		2.1		mA
current ^{Note 1}		mode	speed main) mode ^{Note 4}		operation	V _{DD} = 3.0 V		2.1		mA
			mode		Normal	$V_{DD} = 5.0 V$		4.6	7.0	mA
					operation	V _{DD} = 3.0 V		4.6	7.0	mA
				$f_{IH} = 24 \text{ MHz}^{Note 3}$	Normal	$V_{DD} = 5.0 V$		3.7	5.5	mA
					operation	V _{DD} = 3.0 V		3.7	5.5	mA
				fı⊢ = 16 MHz ^{Note 3}	Normal	VDD = 5.0 V		2.7	4.0	mA
					operation	V _{DD} = 3.0 V		2.7	4.0	mA
		LS (low-		fін = 8 MHz ^{Note 3}	Normal	VDD = 3.0 V		1.2	1.8	mA
	mode [№]		speed main) mode ^{Note 4}		operation	V _{DD} = 2.0 V		1.2	1.8	mA
	LV (low-		$f_{IH} = 4 \text{ MHz}^{Note 3}$	Normal	$V_{DD} = 3.0 V$		1.2	1.7	mA	
		$\begin{array}{c c} main \\ \hline \text{Note 4} \end{array} \qquad $	Note 4		operation	V _{DD} = 2.0 V		1.2	1.7	mA
			Square wave input		3.0	4.6	mA			
			speed main) mode ^{Note 4}	$V_{DD} = 5.0 V$	operation	Resonator connection		3.2	4.8	mA
				$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.0	4.6	mA
				VDD = 3.0 V	operation	Resonator connection		3.2	4.8	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.9	2.7	mA
				$V_{DD} = 5.0 V$	operation	Resonator connection		1.9	2.7	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.9	2.7	mA
				$V_{DD} = 3.0 V$	operation	Resonator connection		1.9	2.7	mA
			LS (low-	$f_{MX} = 8 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.1	1.7	mA
		A standard s		$V_{DD} = 3.0 V$	operation	Resonator connection		1.1	1.7	mA
				$f_{MX} = 8 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.1	1.7	mA
				$V_{DD} = 2.0 V$	operation	Resonator connection		1.1	1.7	mA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}) (1/2)$

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator is stopped.
- 3. When high-speed system clock is stopped.
- 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1$ MHz to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-speed	$f_{IH} = 32 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.54	1.63	mA
Current	Note 2	mode	main) mode Note 6		$V_{DD} = 3.0 V$		0.54	1.63	mA
				$f_{IH} = 24 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.44	1.28	mA
					V _{DD} = 3.0 V		0.44	1.28	mA
				fi⊢ = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.40	1.00	mA
					V _{DD} = 3.0 V		0.40	1.00	mA
			LS (low-speed	fi⊢ = 8 MHz ^{Note 4}	V _{DD} = 3.0 V		260	530	μA
			main) mode ^{Note 6}		V _{DD} = 2.0 V		260	530	μA
			LV (low-voltage	$f_{IH} = 4 \text{ MHz}^{Note 4}$	V _{DD} = 3.0 V		420	640	μA
			main) mode Note 6		V _{DD} = 2.0 V		420	640	μA
			HS (high-speed	$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.28	1.00	mA
			main) mode Note 6	$V_{DD} = 5.0 V$	Resonator connection		0.45	1.17	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.00	mA
			$V_{DD} = 3.0 V$	Resonator connection		0.45	1.17	mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	0.60	mA	
			$V_{\text{DD}} = 5.0 \text{ V}$	Resonator connection		0.26	0.67	mA	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	0.60	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.26	0.67	mA
			LS (low-speed	$f_{MX} = 8 MHz^{Note 3}$,	Square wave input		95	330	μA
			main) mode ^{Note 6}	$V_{DD} = 3.0 V$	Resonator connection		145	380	μA
				$f_{MX} = 8 MHz^{Note 3}$,	Square wave input		95	330	μA
				$V_{DD} = 2.0 V$	Resonator connection		145	380	μA
	IDD3 ^{Note 5} STC	STOP	$T_{\text{A}} = -40^{\circ}C$				0.18	0.50	μA
	mode	$T_A = +25^{\circ}C$				0.23	0.50	μA	
			$T_A = +50^{\circ}C$				0.30	1.10	μA
			$T_A = +70^{\circ}C$				0.46	1.90	μA
			T _A = +85°C				0.75	3.30	μA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ (2/2)

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or VSS. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator is stopped.
 - 4. When high-speed system clock is stopped.
 - 5. Not including the current flowing into 12-bit interval timer, and watchdog timer.
 - 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8~MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: High-speed on-chip oscillator clock frequency

(1) Peripheral Functions

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL ^{Note 1}				0.20		μA
12-bit interval timer operating current	IIT ^{Notes 1, 2, 3}				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 4	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 5	When	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
LVD operating current	ILVD Notes 1, 6				0.08		μA
Self- programming operating current	IFSP Notes 1, 8				2.50	12.20	mA
BGO operating current	BGO ^{Notes 1, 7}				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	1.44	mA
		CSI/UART oper	ration		0.70	0.84	mA

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **4.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- 5 Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 7. Current flowing only during data flash rewrite.
- 8. Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual Hardware.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fclk: CPU/peripheral hardware clock frequency
- **3.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$

25.4 AC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main	HS (high-	$2.7V{\leq}V_{DD}{\leq}5.5V$	0.03125		1	μs
instruction execution time)		system clock (fmain)	speed main) mode	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μS
		operation	LS (low-speed main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μS
			LV (low- voltage main) mode	$1.6V\!\leq\!V_{DD}\!\leq\!5.5V$	0.25		1	μS
		In the self	HS (high-	$2.7V{\leq}V_{\text{DD}}{\leq}5.5V$	0.03125		1	μs
		programming mode	speed main) mode	$2.4~V\!\leq\!V_{DD}\!<\!2.7~V$	0.0625		1	μS
			LS (low-speed 1.8 V \leq V _{DD} \leq 5.5 main) mode		0.125		1	μs
			LV (low- voltage main) mode		0.25		1	μs
External system clock	fex	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		1.0		20.0	MHz	
frequency		$2.4 V \le V_{DD}$	1.0		16.0	MHz		
		$1.8 V \le V_{DD}$	< 2.4 V		1.0		8.0	MHz
		$1.6 V \le V_{DD}$	1.0		4.0	MHz		
External system clock input	texH, texL	$2.7 \text{ V} \leq V_{\text{DD}}$	≤ 5.5 V		24			ns
high-level width, low-level width		$2.4 V \le V_{DD}$	< 2.7 V		30			ns
		$1.8 V \le V_{DD}$	< 2.4 V		60			ns
		$1.6 V \le V_{DD}$	< 1.8 V		120			ns
TI00 to TI07 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns
TO00 to TO07 output frequency	fто	HS (high-spe	eed 4.0 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			16	MHz
		main) mode	2.7 V :	\leq V _{DD} < 4.0 V			8	MHz
			1.8 V :	\leq Vdd < 2.7 V			4	MHz
			1.6 V :	\leq Vdd < 1.8 V			2	MHz
		LS (low-spee	ed 1.8 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V :	\leq Vdd < 1.8 V			2	MHz
		LV (low-volta main) mode	age 1.6 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	eed 4.0 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V :	\leq Vdd < 4.0 V			8	MHz
			1.8 V :	\leq Vdd < 2.7 V			4	MHz
			1.6 V :	\leq Vdd < 1.8 V			2	MHz
		LS (low-spee	ed 1.8 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V :	\leq Vdd < 1.8 V			2	MHz
	LV (low-voltage $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{DD}}$		$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			4	MHz	
		main) mode	1.6 V :	\leq Vdd < 1.8 V			2	MHz
Interrupt input high-level width,	tinth,	INTP0	1.6 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	t intl	INTP1 to INT	TP5 1.6 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
RESET low-level width	trsl				10			μS

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0) n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)





TCY vs VDD (LS (low-speed main) mode)

When the high-speed on-chip oscillator clock is selected – – During self programming
 When high-speed system clock is selected



AC Timing Test Points



External System Clock Timing



TI/TO Timing



Interrupt Request Input Timing



RESET Input Timing



25.5 Peripheral Functions Characteristics

AC Timing Test Points



25.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	、 U	h-speed Mode	•	v-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 V≤ V _{DD}	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{V}_{DI}$	$8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		5.3		1.3		0.6	Mbps
		$1.7 \text{ V} \leq V_{\text{DI}}$	o ≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq V_{\text{DI}}$	o ≤ 5.5 V	-			fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 2				1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode:	32 MHz (2.7 V \leq V_DD \leq 5.5 V)
	16 MHz (2.4 V \leq V_DD \leq 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V \leq VDD \leq 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	(Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	$t_{\text{KCY1}} \ge 2/f_{\text{CLK}}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	62.5		250		500		ns
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	83.3		250		500		ns
SCKp high-/low-level width	tкнı, tк∟ı	$4.0 V \leq V_{DD}$	≤ 5.5 V	tксү1/2 – 7		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7 \text{ V} \leq V_{\text{DD}}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			tксү1/2 – 50		tксү1/2 – 50		ns
SIp setup time (to SCKp [↑])	tsiĸ1	$4.0 V \leq V_{DD}$	≤ 5.5 V	23		110		110		ns
Note 1		$2.7 V \leq V_{DD}$	≤ 5.5 V	33		110		110		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi1	$2.7 \text{ V} \leq \text{V}_{\text{DD}}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	С = 20 рF [№]	te 4		10		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** This value is valid only when CSI00's peripheral I/O redirect function is not used.
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))

(3)	During communication at same potential (CSI mode) (master mode, SCKp internal clock output)
	(T _A = −40 to +85°C, 1.6 V ≤ V _{DD} ≤ 5.5 V, Vss =0 V)

(TA = -40 to +8 Parameter	Symbol		conditions	HS (high main)	•	LS (low main)	•	LV (low- main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 \geq 4/fclk	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	125		500		1000		ns
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	250		500		1000		ns
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	500		500		1000		ns
			$1.7~V \leq V_{\text{DD}} \leq 5.5~V$	1000		1000		1000		ns
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	_		1000		1000		ns
SCKp high-/low-level width	tкнı, tкLı	$4.0 V \leq V_{DD}$	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns	
		$2.7 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	tксү1/2 – 38		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.7 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	tксү1/2 – 100		tксү1/2 – 100		tксү1/2 – 100		ns
		$1.6 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	—		tксү1/2 – 100		tксү1/2 – 100		ns
SIp setup time	tsik1	$4.0 V \leq V_{DD}$	≤ 5.5 V	44		110		110		ns
(to SCKp↑) Note 1		$2.7 V \leq V_{DD}$	≤ 5.5 V	44		110		110		ns
		$2.4 V \le V_{DD}$	≤ 5.5 V	75		110		110		ns
		$1.8 V \le V_{DD}$	≤ 5.5 V	110		110		110		ns
		$1.7 V \le V_{DD}$	≤ 5.5 V	220		220		220		ns
		$1.6 V \le V_{DD}$:	≤ 5.5 V	_		220		220		ns
Slp hold time	tksi1	$1.7 V \le V_{DD}$:	≤ 5.5 V	19		19		19		ns
(from SCKp↑) Note 2		$1.6 V \le V_{DD}$	≤ 5.5 V	—		19		19		ns
Delay time from SCKp↓ to SOp	tkso1	$\begin{array}{l} 1.7 \ V \leq V_{\text{DD}} \\ C = 30 \ p F^{\text{Note}} \end{array}$			25		25		25	ns
output Note 3		$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \\ C = 30 \ p F^{\text{Note}} \end{array}$					25		25	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1, 5)
 - fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00 to 03, 10, 11))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Condi	tions		h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	8/fмск		_		_		ns
Note 5			fмск \leq 20 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	16 MHz < fмск	8/fмск				_		ns
			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		$1.7~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		$1.6~V \le V_{\text{DD}} \le 5.5~V$		—		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tкн2, tкL2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2 – 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2 – 8		tксү2/2 - 8		tксү2/2 - 8		ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		tксү2/2 – 18		tксү2/2 – 18		tксү2/2 – 18		ns
		$1.7~V \le V_{\text{DD}} \le 5.5~V$		tксү2/2 – 66		tксү2/2 - 66		tксү2/2 - 66		ns
		$1.6~V \le V_{\text{DD}} \le 5.5~V$		_		tксү2/2 - 66		tксү2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)

Parameter	Symbol		Conditions	HS (high main)	•	LS (low-spe Moe	-	LV (low-vol Mo		Unit			
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
Slp setup time (to SCKp↑) ^{Note 1}	tsik2	2.7 V ≤ V	$T_{DD} \leq 5.5 \ V$	1/fмск+2 0		1/fмск+30		1/fмск+3 0		ns			
		1.8 V ≤ V	$T_{DD} \leq 5.5 \ V$	1/fмск+3 0		1/fмск+30		1/fмск+3 0		ns			
		1.7 V ≤ V	$T_{DD} \leq 5.5 \ V$	1/fмск+4 0		1/fмск+40		1/fмск+4 0		ns			
		1.6 V ≤ V	$6~V \leq V_{\text{DD}} \leq 5.5~V$			1/fмск+40		1/fмск+4 0		ns			
SIp hold time (from SCKp↑)	tksi2	1.8 V ≤ V	$T_{DD} \leq 5.5 \text{ V}$	1/fмск+3 1		1/fмск+31		1/fмск+3 1		ns			
Note 2			1.7 V ≤ V	$T_{DD} \leq 5.5 \ V$	1/fмск+ 250		1/fмск+ 250		1/fмск+ 250		ns		
		1.6 V ≤ V	$V_{DD} \le 5.5 \text{ V}$	_		1/fмск+ 250		1/fмск+ 250		ns			
Delay time from SCKp↓ to	tĸso2	tkso2	tkso2	tkso2	C = 30 pF ^{Note 4}	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск+ 44		2/f _{мск+} 110		2/f _{мск+} 110	ns
SOp output Note 3			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск+ 75		2/fмск+ 110		2/fмск+ 110	ns			
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns			
			$1.7~V \le V_{\text{DD}} \le 5.5~V$		2/fмск+ 220		2/fмск+ 220		2/fмск+ 220	ns			
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$		—		2/fмск+ 220		2/fмск+ 220	ns			

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 11, 20), m: Unit number (m = 0, 1),
 - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 5)
 - 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11))

CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 11, 20)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

(5) During communication at same potential (simplified I²C mode) (1/2)

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		h-speed Mode		/-speed Mode	LV (low main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ p\text{F}, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$\label{eq:VDD} \begin{array}{l} 1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega \end{array}$		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		300 Note 1		300 Note 1		300 Note 1	kHz
		1.7 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		—		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array} \label{eq:constraint}$	475		1150		1150		ns
		$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	1150		1150		1150		ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V},$ Cb = 100 pF, Rb = 5 kΩ	1850		1850		1850		ns
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	—		1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 3 \mbox{ k} \Omega \end{array}$	1150		1150		1150		ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$\begin{array}{l} 1.6 \ V \leq V_{DD} < 1.8 \ V, \\ C_b = 100 \ pF, \ R_b = 5 \ k\Omega \end{array}$	—		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

Parameter	Symbol	Conditions	、 U	h-speed Mode	LS (low main)	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	1/fмск + 85 _{Note2}		1/fмск + 145 _{Note2}		1/fмск + 145 _{Note2}		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 3 \mbox{ k} \Omega \end{array}$	1/fмск + 145 _{Note2}		1/fмск + 145 _{Note2}		1/fмск + 145 _{Note2}		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 2.7 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 5 \ k\Omega \end{array}$	1/fмск + 230 _{Note2}		1/f _{MCK} + 230 _{Note2}		1/fмск + 230 _{Note2}		ns
		$\label{eq:VDD} \begin{array}{l} 1.7 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 1.8 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5 \mbox{ k}\Omega \end{array}$	1/fмск + 290 _{Note2}		1/f _{MCK} + 290 _{Note2}		1/fмск + 290 _{Note2}		ns
		$\label{eq:VDD} \begin{array}{l} 1.6 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$			1/f _{MCK} + 290 _{Note2}		1/fмск + 290 _{Note2}		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ \mbox{ C}_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 3 \mbox{ k} \Omega \end{array}$	0	355	0	355	0	355	ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$1.7 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V},$ C _b = 100 pF, R _b = 5 kΩ	0	405	0	405	0	405	ns
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	_		0	405	0	405	ns

(5) During communication at same potential (simplified l²C mode) (2/2) (T_A = -40 to +85°C. 1.6 V \leq V_{DD} \leq 5.5 V. V_{SS} = 0 V)

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance
 - r: IIC number (r = 00, 11, 20), g: PIM number (g = 0, 1, 5),
 h: POM number (g = 0, 1, 5)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m

= 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10, 11)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss } 0 \text{ V})$

Parameter	Symbol		Conditions	speed	high- I main) ode		/-speed Mode	voltage	low- e main) ode	Unit	
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate						fмск/6 Note 1		fмск/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$			fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with $V_{DD} \ge V_b$.

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode:	32 MHz (2.7 V \leq V_DD \leq 5.5 V)
	16 MHz (2.4 V \leq VDD \leq 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V \leq VDD \leq 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. Vb[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11)

Parameter	Symbol	Conditions s		speed	high- I main) ode	speed	(low- l main) ode	volt	(low- age Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V \end{array}$			Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, \text{ R}_b =$ 1.4 k Ω , $V_b = 2.7$ V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			Note 3		Note 3		Note 3	bps
		2.3 V \(\sigma\) V \(\sigma\) 2.7 V	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, \text{ R}_b =$ 2.7 k Ω , $V_b = 2.3$ V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$			Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b =$ $5.5 \text{ k}\Omega, V_b = 1.6$ V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Notes 1. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_DD \leq 5.5 V and 2.7 V \leq Vb \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

 This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer. **3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq VDD < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{|V_b|})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- $\textbf{5.} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$
- 6. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq Vpd < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

3. fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (1/2)

Parameter	Symbol		Conditions		h-speed Mode	LS (low main)	/-speed Mode	LV (low- main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ 2/fc∟к	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \end{array}$	200		1150		1150		ns
			kΩ							
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	300		1150		1150		ns
			$\label{eq:cb} \begin{split} C_b &= 20 \text{ pF}, \text{R}_b = 2.7 \\ \text{k} \Omega \end{split}$							
SCKp high-level	tкнı	$4.0 V \le V_{DD} \le$		tксү1/2 –		t ксү1/2 –		tксү1/2 –		ns
width		$2.7 V \leq V_b \leq V_b$		50		50		50		
		$C_b = 20 \text{ pF}, \text{ F}$ 2.7 V \leq VDD <		tксү1/2 –		tксү1/2 –		tксү1/2 –		
		$2.7 V \leq V DD < 2.3 V \leq V_b \leq 3$		120		120		120		ns
		C₀ = 20 pF, F								
SCKp low-level	tĸ∟1	$4.0 V \le V_{DD} \le$	5.5 V,	tксү1/2 –		t _{KCY1} /2 -		tксү1/2 –		ns
width		$2.7~V \leq V_b \leq 4$	4.0 V,	7		50		50		
		$C_{b} = 20 \text{ pF}, \text{ F}$	R _b = 1.4 kΩ							
		$2.7 V \leq V_{DD} <$		tксү1/2 –		tксү1/2 –		tксү1/2 –		ns
		$2.3 \text{ V} \leq \text{V}_{b} \leq 20 \text{ pc}$		10		50		50		
SIp setup time	tsik1	$C_b = 20 \text{ pF}, \text{ F}$ 4.0 V \leq V _{DD} \leq		58		479		479		ns
(to SCKp↑) ^{Note 1}	LSIKI	$4.0 V \leq V_{DD} \leq 2.7 V \leq V_{b} \leq 4$		50		479		475		115
		C _b = 20 pF, F	R _b = 1.4 kΩ							
		$2.7 V \leq V_{DD}$ <	< 4.0 V,	121		479		479		ns
		$2.3~V \leq V_b \leq 2$	2.7 V,							
		$C_{b} = 20 \text{ pF}, \text{ F}$	R _b = 2.7 kΩ							
Slp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ 2.7 \ V \leq V_b \leq \end{array}$		10		10		10		ns
(IIOIII SCKPT)		$C_{b} = 20 \text{ pF, F}$								
		$2.7 V \le V_{DD} <$		10		10		10		ns
		$2.3 V \leq V_b \leq 2$		10		10		10		110
		$C_b = 20 \text{ pF}, \text{ F}$	R _b = 2.7 kΩ							
Delay time from	tkso1	$4.0 V \le V_{DD} \le$			60		60		60	ns
SCKp↓ to SOp output ^{Note 1}		$2.7~V \leq V_b \leq 4$								
output		C _b = 20 pF, F								
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} <$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2$			130		130		130	ns
		$C_{b} = 20 \text{ pF, F}$								
		55 – E0 pr , I								

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(Notes, Caution, and Remarks are listed on the next page.)

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

Parameter	Symbol	Conditions	、 U	h-speed Mode	```	/-speed Mode	•		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsiкı	$\label{eq:VDD} \begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	23		110		110		ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	33		110		110		ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	10		10		10		ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$							
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	10		10		10		ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$\label{eq:VDD} \begin{split} 4.0 \ V &\leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_{\text{b}} \leq 4.0 \ V, \end{split}$		10		10		10	ns
SOp output Note 2		$C_{b}=20 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$							
		$\begin{array}{l} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, \\ 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V, \end{array}$		10		10		10	ns
		$C_b=20 \ pF, \ R_b=2.7 \ k\Omega$							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

- n: Channel number (mn = 00))
- 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Parameter	Symbol		Conditions		h-speed Mode	LS (low main)	r-speed Mode		-voltage Mode	Unit				
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.					
SCKp cycle time	t ксү1	tксү1 ≥ 4/fc∟к	$\label{eq:VDD} \begin{split} & 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ & 2.7 \ V \leq V_b \leq 4.0 \ V, \\ & C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{split}$	300		1150		1150		ns				
			$\label{eq:VD} \begin{split} & 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ & 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ & C_{\text{b}} = 30 \ \text{pF}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{split}$	500		1150		1150		ns				
			$\begin{split} & 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note}}, \\ & C_{\text{b}} = 30 \ \text{pF}, \ R_{\text{b}} = 5.5 \ \text{k}\Omega \end{split}$	1150		1150		1150		ns				
SCKp high-level width	tкнı	$4.0 V \le V_{DD} \le$ $2.7 V \le V_b \le$ $C_b = 30 pF$,	≤ 5.5 V, 4.0 V,	tксү1/2 – 75		tксү1/2 – 75		tксү1/2 – 75		ns				
						$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \\ 2.3 \ V \leq V_{\text{b}} \leq \end{array}$	$V ≤ V_{DD} < 4.0 V,$ V ≤ V _b ≤ 2.7 V, = 30 pF, R _b = 2.7 kΩ	tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
			$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} \\ 1.6 \ V \leq V_b \leq \\ C_b = 30 \ pF, \end{array}$	2.0 V ^{Note} ,	tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns			
SCKp low-level width	tĸL1	$4.0 V \leq V_{DD}$ $2.7 V \leq V_b \leq C_b = 30 \text{ pF}$	4.0 V,	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns				
		$\begin{split} C_b &= 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega \\ \\ 2.7 \text{ V} &\leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} &\leq \text{V}_b \leq 2.7 \text{ V}, \\ \\ C_b &= 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega \end{split}$		tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns				
		$\label{eq:loss} \begin{array}{l} 1.8 \ V \leq V_{DD} \\ 1.6 \ V \leq V_{b} \leq \\ C_{b} = 30 \ pF, \end{array}$	< 3.3 V, 2.0 V ^{Note} ,	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns				

$(T_A = -40 \text{ to } \pm 85^{\circ}\text{C} = 1.8$	$V \leq V_{DD} \leq 5.5 V. V_{SS} = 0 V$

Note Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp↑) ^{№te 1}	tsikı	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	81		479		479		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	177		479		479		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$ \begin{split} & 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{split} $	479		479		479		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$ \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array} $	19		19		19		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$		100		100		100	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$		195		195		195	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{split}$		483		483		483	ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp↓) ^{№te 1}	tsikı	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	44		110		110		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	44		110		110		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	110		110		110		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							
SIp hold time (from SCKp↓) ^{Note 1}	tksii	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$	19		19		19		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$		25		25		25	ns
SOp output ^{Note 1}		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		25		25		25	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{split}$		25		25		25	ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 20), m: Unit number , n: Channel number (mn = 00, 10), g: PIM and POM number (g = 1)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00, 10))
 - 4. CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remarks 1.** p: CSI number (p = 00, 20), m: Unit number , n: Channel number (mn = 00, 10), g: PIM and POM number (g = 1)
 - CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Conditions		HS (high- speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1 tkc	tксү2	$4.0 V \le V_{DD} \le 5.5 V$, $2.7 V \le V_b \le 4.0 V$	24 MHz < fмск	14/ fмск		—		_		ns
		2.7 V 3 VD 3 4.0 V	20 MHz < fмск ≤ 24 MHz	12/ fмск						ns
			8 MHz < fмск ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fмск ≤4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$2.7 V \le V_{DD} < 4.0 V$, $2.3 V \le V_b \le 2.7 V$	24 MHz < fмск	20/ fмск				_		ns
			20 MHz < fмск ≤ 24 MHz	16/ fмск		—		_		ns
			16 MHz < fмск ≤ 20 MHz	14/ fмск		—		_		ns
			8 MHz < fmck \leq 16 MHz	12/ fмск				—		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	8/fмск		16/ fмск				ns
			fмск ≤4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note}} \end{split}$	24 MHz < fмск	48/ fмск				—		ns
		2	20 MHz < fмск ≤24 MHz	36/ fмск		—		—		ns
			16 MHz < fмск ≤ 20 MHz	32/ fмск				—		ns
			8 MHz < fмск ≤ 16 MHz	26/ fмск		—		—		ns
			4 MHz < fмск ≤ 8 MHz	16/ fмск		16/ fмск		_		ns
			fмск ≤4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ (1/2)

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	$=$ -40 to +63 C, 1.6 V \leq V \leq 0 \leq 5.5 V, V \leq = 0 V) (2/2)arameterSymbolConditions		HS (high- speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	tксү2/2 - 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	tксү2/2 – 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{split}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 3}	tsık2	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V \end{array}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}} \end{split}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
Slp hold time (from SCKp↑) ^{Note 4}	tksi2		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output	tkso2	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
Note 5		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{\text{b}} &= 30 \ pF, \ R_{\text{b}} = 5.5 \ k\Omega \end{split}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

$(T_A = -40 \text{ to } +85^\circ\text{C},$		$V_{00} = 0.1/(2/2)$
$(1A = -40 10 + 05^{\circ}C)$	$1.0 V \leq VDD \leq 0.0 V$	$v_{\rm SS} = U v_{\rm S} (2/2)$

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

2. Use it with $V_{DD} \ge V_b$.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 20), m: Unit number, n: Channel number (mn = 00, 10), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 10))

4. CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.
CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 20), m: Unit number,

n: Channel number (mn = 00, 10), g: PIM and POM number (g = 1)

 CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		h-speed Mode		/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscl	$ \begin{aligned} & 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ & 2.7 \; V \leq V_b \leq 4.0 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VDD} \begin{split} & 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 ote 1	kHz
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq V_{\text{DD}} < 3.3 \; V, \\ & 1.6 \; V \leq V_{\text{b}} \leq 2.0 \; V^{\text{Note 2}}, \\ & C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 5.5 \; \text{k}\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW		475		1550		1550		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
			1150		1550		1550		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq V_{\text{DD}} < 3.3 \; V, \\ & 1.6 \; V \leq V_{b} \leq 2.0 \; V^{\text{Note 2}}, \\ & C_{b} = 100 \; \text{pF}, \; R_{b} = 5.5 \; \text{k}\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tнıgн		245		610		610		ns
		$\label{eq:VDD} \begin{split} & 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	200		610		610		ns
			675		610		610		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		ns
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq V_{\text{DD}} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	610		610		610		ns

Parameter	Symbol	Conditions	HS (higl main)	•	•	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 ^{№оте з}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 ^{№™ з}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
			1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$ \begin{split} & 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{split} $	1/f _{MCK} + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
Data hold time (transmission)	thd:dat		0	305	0	305	0	305	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	355	0	355	0	355	ns
		$ \begin{split} & 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2C mode) (2/2) (T_A = -40 to +85°C. 1.8 V \leq V_{DD} \leq 5.5 V. V_{SS} = 0 V)

Notes 1. The value must also be equal to or less than f_MCK/4.

- **2.** Use it with $V_{DD} \ge V_b$.
- **3.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - **2.** r: IIC number (r = 00, 20), g: PIM, POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 10)

25.6 Analog Characteristics

25.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage	
	Reference voltage (+) =		
	AVREFP		Reference voltage (+) = VBGR
	Reference voltage (-) =	Reference voltage (+) = VDD	Reference voltage (-) =
Input channel	AVREFM	Reference voltage (-) = Vss	AVREFM
ANI0 to ANI3	Refer to 25.6.1 (1).	Refer to 25.6.1 (3).	Refer to 25.6.1 (4).
ANI16 to ANI19	Refer to 25.6.1 (2).		
Internal reference voltage	Refer to 25.6.1 (1) .		-

(1) When reference voltage (+)= AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2, ANI3, internal reference voltage

(T_A = -40 to +85°C, 1.6 V \leq AV_{REFP} \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, Reference voltage (+) = AV_{REFP}, Reference voltage (-) = AV_{REFM} = 0 V)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±3.5	LSB
		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$		1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI2, ANI3	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μS
		10-bit resolution Target pin: Internal	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
			$2.7~V \leq V \text{DD} \leq 5.5~V$	3.5625		39	μs
		reference voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.25	%FSR
		$AV_{REFP} = V_{DD}{}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.25	%FSR
		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±2.5	LSB
		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±5.0	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±1.5	LSB
Note 1		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±2.0	LSB
Analog input voltage	VAIN	ANI2, ANI3				AVREFP	V
		Internal reference volta (2.4 V \leq V _{DD} \leq 5.5 V, H		V_{BGR} Note 5		V	

(Notes are listed on the next page.)

- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
 - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
 - 4. Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
 - 5. Refer to 25.6.2 Internal reference voltage characteristics.

(2) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI16 to ANI19

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP,

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $V_{DD} = AV_{REFP} = V_{DD}^{Notes 3, 4}$	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
			$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note}}$		1.2	±8.5	LSB
Conversion time	tCONV	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target ANI pin : ANI16 to	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μS
		ANI19	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μS
Zero-scale error ^{Notes 1, 2} E	Ezs	Ezs 10-bit resolution VDD = AV _{REFP} = V _{DD} ^{Notes 3, 4}	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
			$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note}}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
		$V DD = AV_{REFP} = V_{DD}^{Notes 3, 4}$	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±0.60	%FSR
Integral linearity error ^{Note}	ILE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±3.5	LSB
1		$V\text{DD} = AV_{\text{REFP}} = V_{\text{DD}}^{\text{Notes 3, 4}}$	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±6.0	LSB
Differential linearity	DLE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±2.0	LSB
error ^{Note 1}		$V_{DD} = AV_{REFP} = V_{DD}^{Notes 3, 4}$	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±2.5	LSB
Analog input voltage	VAIN	ANI16 to ANI19		0		AVREFP and VDD	V

Reference voltage (–) = AVREFM = 0 V)

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when $AV_{REFP} = V_{DD}$. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when $AV_{REFP} = V_{DD}$. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.
- 4. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin : ANI0 to ANI3, ANI16 to ANI19, internal reference voltage

Parameter	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V \text{DD} \leq 5.5~V$ Note 3		1.2	±10.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI3,	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI19	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V\text{DD} \leq 5.5~V$	57		95	μs
Conversion time	tconv	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μs
		$ \begin{array}{c} \mbox{Target pin: Internal} \\ \mbox{reference voltage (HS} \\ \mbox{(high-speed main) mode)} \end{array} \begin{array}{c} 2.7 \ V \leq V_{DD} \leq 5.5 \ V \\ \hline 2.4 \ V \leq V_{DD} \leq 5.5 \ V \end{array} $	3.5625		39	μs	
			$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$1.6~V \leq V \text{DD} \leq 5.5~V$ Note 3				%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$1.6~V \leq V \text{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±4.0	LSB
			$1.6~V \leq V \text{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±2.0	LSB
			$1.6~V \leq V \text{DD} \leq 5.5~V$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI3	•	0		Vdd	V
		ANI16 to ANI19		0		Vdd	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (hi			VBGR Note 4		V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

4. Refer to 25.6.2 Internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI0, ANI2, ANI3, ANI16 to ANI19

(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} =0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM} = 0 V^{Note 4}, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		$V_{\text{BGR}}{}^{\text{Note 3}}$	٧

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 25.6.2 Internal reference voltage characteristics.

When reference voltage (-) = Vss, the MAX. values are as follows.
Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.
Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.
Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

25.6.2 Internal reference voltage characteristics

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C})$	2.4 V < Vpp < 5.5 V.	$V_{SS} = 0 V. HS (hid)$	gh-speed main) mode)
(1 - 40.0000, 10000)		100 - 0 1, 110 (11)	gir opeea manij meaej

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Operation stabilization wait time	tamp		5			μS

25.6.3 POR circuit characteristics

(T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	TPW		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



25.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V	
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		VLVD9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	ulse width	t∟w		300			μs
Detection d	elay time					300	μS

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Co	nditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2, V	$V_{POC1}, V_{POC0} = 0, 0, 0$, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1	L	VIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2	L	VIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	V LVDA3	L	VIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC2, V	VPOC1, VPOC0 = 0, 0, 1	, falling reset voltage	1.80	1.84	1.87	V
	VLVDB1	L	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2	L	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3	L	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2, V	VPOC1, VPOC0 = 0, 1, 0	, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1	L	VIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2	L	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3	L	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2, V	VPOC1, VPOC0 = 0, 1, 1	, falling reset voltage	2.70	2.75	2.81	V
	VLVDD1	L	VIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	L	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	V LVDD3	L	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	٧

25.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 25.4 AC Characteristics.

25.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

(T _A = -40 to	+85°C.	Vss = 0 V)
(····	,	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



25.8 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
CPU/peripheral hardware clock frequency	fс∟к	$1.8~V \leq V \text{DD} \leq 5.5~V$		1		32	MHz	
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	Ta = 85°C	1,000			Times	
Number of data flash rewrites		Retained for 1 years	TA = 25°C		1,000,000			
Notes 1, 2, 3		Retained for 5 years	Ta = 85°C	100,000				
		Retained for 20 years	Ta = 85°C	10,000				

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

25.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

25.10 Timing Specs for Switching Flash Memory Programming Modes (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is

released during this period.

- $t_{\text{SU:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
- thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

26. PACKAGE DRAWINGS





Max

5.1

5.1

0.8

_____ 0.30

0.25

0.45

3.6

<u>3.</u>6

_

_

Revision History

R7F0C901B2, R7F0C902B2 Data Sheet

		Description			
Rev.	Date	Page	Summary		
1.00	Jun 24, 2014	-	First Edition issued		

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infrigment of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics may way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulesvard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-989-5441, Fax: +1-905-989-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +9211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (China) Co., Ltd. Romon 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-235-1155, Fax: +86-10-235-7679 Renesas Electronics (Shanghai) Co., Ltd. Romo 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Shanghai, P. R. China 200333 Tel: +86-10-235-1155, Fax: +86-21-2226-0989 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-10-235-1155, Fax: +86-21-2226-0989 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2255-6888, Fax: +852-2286-9022/9044 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +862-2175-9600, Fax: +886 2-8175-9670 Renesas Electronics Magapore Pte. Ltd. 80 Bendemeer Road, Unit #06-79 Hyllux Innovation Centre, Singapore 339949 Tel: +56-621-30200, Fax: +65-621-3030 Renesas Electronics Magayia Sdn.Bhd. Unit 906, Block B, Menara Amoorp, Amoorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9510 Renesas Electronics Konea Co., Ltd. 27., 234 Teheran-ro, Gangmar-Ku, Seoul, 135-920, Korea Tel: +60-3-7955-9330, Fax: +60-3-7955-9510